IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Sriram Satakopan et al.

Title: LOW THRESHOLD VOLTAGE TRANSISTOR DISPLACEMENT IN A SEMICONDUCTOR DEVICE

Application No.: 10/657,964

Filed: September 9, 2003

Examiner: Unknown

Group Art Unit: Unknown

Atty. Docket No.: 004-8841

November 6, 2003

COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, VA 22313-1450

INFORMATION DISCLOSURE STATEMENT
UNDER 37 C.F.R. § 1.97

Dear Sir:

Pursuant to 37 C.F.R. § 1.56, § 1.97 and § 1.98, the undersigned brings the patents, publications, applications or other information identified in the attached:

- ☒ Form(s) PTO-1449
☐ Other: n/a

to the Examiner's attention in the above-identified application. Citation of such information shall not be construed as:

1. an admission that the information necessarily is, or corresponds to, prior art with respect to the instant invention;
2. a representation that a search has been made, other than as described below; or
3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

For each item of information listed that is not in the English language, the undersigned has provided a concise explanation of the relevance through (i) an English language abstract, (ii) an English language equivalent application, or (iii) if cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action that indicates the degree of relevance found by the foreign office.

FEE AUTHORIZATION

- ☒ This Information Disclosure Statement is filed within three months of the filing date of a national application other than a continued prosecution application under § 1.53(d) or within three months of entry of the national stage as set forth in § 1.491 in an international application. Therefore, no fee is required.
- ☐ The undersigned believes that this Information Disclosure Statement is being filed before the mailing date of a first Office action on the merits or before the mailing date of a first Office action after the filing of a request for continued examination under § 1.114. Therefore, no fee is believed required.

If however, this Information Disclosure Statement is filed after the period specified in § 1.97(b), the undersigned hereby authorizes the Commissioner to charge the fee set forth in § 1.17(p) to Deposit Account No. 50-0631.


<u>CERTIFICATE OF MAILING OR TRANSMISSION</u>	
I hereby certify that, on the date shown below, this correspondence is being	
<input checked="" type="checkbox"/>	deposited with the US Postal Service with sufficient postage as first class mail, in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.
<input type="checkbox"/>	facsimile transmitted to the US Patent and Trademark Office.
<u>Nicole T. Cave</u>	<u>11/6/03</u>
Nicole T. Cave	Date

Respectfully submitted,

Nicole T. Cave

Nicole Teitler Cave, Reg. No. 54,021
 Attorney for Applicant(s)
 (512) 338-6315
 (512) 338-6301 (fax)

EXPRESS MAIL LABEL: _____

U.S. Department of Commerce, Patent and Trademark Office				Attorney Docket No.: 004-8841		
				Application No.: 10/657,964		
 (Use several sheets if necessary)				Applicant(s): Sriram Satakopan et al.		
				Filing Date: September 9, 2003		
				Group Art Unit: Unknown		
				Date Submitted: November 6, 2003		
U.S. Patent Documents						
*Examiner Initial		Document Number	Date	Name		
	1	5,774,367	Jun. 30, 1998	Reyes et al.		
	2	6,087,886	Jul. 11, 2000	Ko		
	3	6,107,834	Aug. 22, 2000	Dai et al.		
	4	6,396,749	May 28, 2002	Al-Shamma et al.		
	5	US2002/0099989 A1	Jul. 25, 2002	Kawabe et al.		
	6	US2002/0144223A1	Oct. 3, 2002	Usami et al.		
Foreign Patent Documents						
					Translation	
		Document	Date	Country	Yes	No
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)						
	7	Elrabaa et al., "A Contention-Free Domino Logic for Scaled-Down CMOS Technologies with Ultra Low Threshold Voltages," IEEE International Symposium on Circuits and Systems, May 28-31, 2000, pages 1-748 through 1-751.				
	8	Fujii et al., "A Sub-1V Dual-Threshold Domino Circuit Using Product-of-Sum Logic," International Symposium on Low Power Electronics and Design, August 2001, pages 259-262.				
	9	Kao et al., "Dual-Threshold Voltage Techniques for Low-Power Digital Circuits," IEEE Journal of Solid-State Circuits, Vol. 35, No. 7, July 2000, pages 1009-1018.				
	10	McPherson et al., "760 MHz G6 S/390 Microprocessor Exploiting Multiple V _t and Copper Interconnects," IEEE, ISSCC, Feb. 7, 2000, pages 96-97.				
	11	Miyake et al., "Design Methodology of High Performance Microprocessor using Ultra-Low Threshold Voltage CMOS," IEEE Custom Integrated Circuits Conference, May 6-9, 2001, pages 275-278.				
	12	Mutoh et al., "A 1-V Multithreshold-Voltage CMOS Digital Signal Processor for Mobile Phone Application," IEEE Journal of Solid-State Circuits, Vol. 31, No. 11, November 1996, pages 1795-1802.				
	13	Shibata et al., "A 1-V, 10-MHz, 3.5-mW, 1-Mb MTCMOS SRAM with Charge-Recycling Input/Output Buffers," IEEE Journal of Solid-State Circuits, Vol. 34, No. 6, June 1999, pages 866-877.				
	14	Takamiya et al., "High Drive-Current Electrically Induced Body Dynamic Threshold SOI MOSFET (EIB-DTMOS) with Large Body Effect and Low Threshold Voltage," IEEE Transactions on Electron Devices, Vol. 48, No. 8, August 2001, pages 1633-1640.				
	15	Tripathi et al., "Optimal Assignment of High Threshold Voltage for Synthesizing Dual Threshold CMOS Circuits," IEEE, January 7, 2001, pages 227-232.				
Examiner			Date Considered			
*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication to applicant.						